


1. Features

- SGT MOSFET technology
- Proprietary New Planar Technology
- $R_{DS(ON)}=15m\Omega(\text{typ.})@V_{GS}=10V$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

2. Applications

- Synchronous Rectification
- UPS Inverter

3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source

4. Ordering Information

Part Number	Package	Brand
KCD9310A	TO-252	KIA

5. Absolute maximum ratings

(T_c= 25 °C , unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-to-Source Voltage ¹⁾	V _{DSS}	100	V
Gate-to-Source Voltage	V _{GSS}	±20	V
Continuous Drain Current	I _D	42	A
Pulsed Drain Current at V _{GS} =10V	I _{DM}	168	A
Single Pulse Avalanche Energy ³⁾	EAS	100	mJ
Power Dissipation	P _D	61	W
Derating Factor above 25°C	P _D	0.49	W/°C
Soldering Temperature Distance of 1.6mm from case for 10 seconds	T _L	300	°C
Operating and Storage Temperature Range	T _J &T _{STG}	-55 to 150	°C

Caution: Stresses greater than those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device.

6. Thermal characteristics

Parameter	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	R _{θJC}	2.05	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	75	°C/W

7. Electrical characteristics

 (T_J=25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-to-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250uA	100	-	-	V
Drain-to-Source Leakage Current	I _{DSS}	V _{DS} =100V, V _{GS} =0V	-	-	1	uA
		V _{DS} =80V, T _J =125°C	-	-	100	uA
Gate-to-Source Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
Drain-to-Source ON Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =14A	-	15	20	mΩ
		V _{GS} =4.5V, I _D =14A	-	21	30	mΩ
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =250uA	1.1	2	2.5	V
Forward Transconductance ⁴⁾	g _{fs}	V _{DS} =5V, I _D =15A	-	29	-	S
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =50V, f=1.0MHZ	-	935	-	pF
Reverse Transfer Capacitance	C _{rss}		-	6	-	
Output Capacitance	C _{oss}		-	155	-	
Total Gate Charge	Q _g	V _{DD} =50V, I _D =14A, V _{GS} =0~10V	-	20	-	nC
Gate-to-Source Charge	Q _{gs}		-	5	-	
Gate-to-Drain (Miller) Charge	Q _{gd}		-	5	-	
Turn-on Delay Time	t _{d(ON)}	V _{DD} =50V, I _D =14A, R _G =2.2Ω, V _{GS} =10V	-	5	-	nS
Rise Time	t _{rise}		-	20	-	
Turn-Off Delay Time	t _{d(OFF)}		-	26	-	
Fall Time	t _{fall}		-	8	-	
Continuous Source Current ²⁾	I _{SD}	Integral PN-diode in MOSFET	-	-	42	A
Pulsed Source Current ²⁾	I _{SM}		-	-	168	A
Forward Voltage	V _{SD}	I _S =14A, V _{GS} =0V	-	-	1.2	V
Reverse recovery time	t _{rr}	I _F =14A, diF/dt=100A/μs	-	35	-	ns
Reverse recovery charge	Q _{rr}		-	40	-	uC

Note:

 1) T_J=+25°C to +150°C

2) Pulse width≤380μs; duty cycle≤2%.

3) EAS:L=1.0mH

8. Test circuits and waveforms




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area

9. Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3.1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms